

# ANALYSIS OF A NEW THREE PHASE MULTILEVEL INVERTER WITH SHARED POWER SWITCHES

Maheswari K T<sup>1</sup> | P.Nandhini Devi<sup>2</sup> | M.Swathy<sup>3</sup> | Sudhapriya<sup>4</sup>

<sup>1</sup>(Asst prof, Dept of EEE, Bannari Amman Institute of Tech, Sathyamangalam, maheswarikt@bitsathy.ac.in)

<sup>2</sup>(Dept of EEE, UG Scholar, Bannari Amman Institute of Tech, Sathyamangalam, nandhuperiyasamy@gmail.com)

<sup>3</sup>(Dept of EEE, UG Scholar, Bannari Amman Institute of Tech, Sathyamangalam, swathysivagami@gmail.com)

<sup>4</sup>(Dept of EEE, PG Scholar, Bannari Amman Institute of Tech, Sathyamangalam)

**Abstract**—This paper suggests a new 3-phase multilevel inverter that is able to generate 7 levels in line-to-line voltage by only 11 switches. The inverter is designed from the 6-switch conventional full-bridge topology with the adding of 5 bidirectional switches in which 2 of them are shared between the three phases. By performance so, the number of power switches can be minimized, so reducing the complexity in generating and controlling PWM signals. The performance of the inverter and the effectiveness of the modulation technique are verified using MATLAB/SIMULINK.

**Keywords**—Multilevel inverter, Power switches, PWM signal

## 1. INTRODUCTION

The obvious drawbacks of conventional 2-level, full-bridge inverters have paved the way for multilevel inverters. Multilevel inverters are able to produce near-sinusoidal voltage waveforms that can provide high voltage capability and reduced harmonic content. In overall, multilevel inverters can be categorized into 3 major types: the diode-clamped type, the capacitor-clamped type, and the cascaded H-bridge cells type. The development of advanced topologies have flourished of late in response to several issues related to circuit complexity, total cost, efficiency, and output quality. The asymmetric cascaded H-bridge multilevel inverter is an example of those topologies. It is built by supplying imbalanced DC voltage amplitudes at each stage of the H-bridge cells. In a mixed-level topology the normal H-bridge cell in a cascaded multilevel inverter is basically replaced by other cell types such as the diode-clamped-type cell. In another topology, known as multistage topology, there are at least 2 stages in a cascaded multilevel inverter that are of dissimilar configurations, such as by joining the 3-phase 2-level full-bridge inverter as the main stage, with H-bridge cells at each arm as the secondary stage. To control these inverters, both high and low switching frequency approaches have been applied.

Multilevel inverters (MLIs) can be used to solve these problems. They are built using a number of cells; each cell consisting of switches and capacitor voltage sources. The control of the power switches allows the capacitor voltage sources to be added to obtain the desired output voltage with reduced voltage stress on each individual switch. Also, the resolution of the staircase waveform of the output voltage increases with the number of voltage steps of capacitor voltage sources. For instance, multicarrier PWM strategy, space vector modulation, and carrier-based space vector modulation fall under high switching frequency approaches, while voltage vector approximation

and selected harmonic elimination are examples of low switching frequency methods.

## 2. THE PROPOSED TOPOLOGY

Figure 1 shows the proposed circuit topology consisting of an auxiliary circuit created from 5 bidirectional switches and a 6-switch full-bridge configuration. The line-to-line output voltage waveform is formed from 7 levels of the following amplitudes:  $\{-3V_{dc}, -2V_{dc}, -V_{dc}, V_{dc}, 2V_{dc}, 3V_{dc}, \text{ and } 0\}$ . For operation at the fundamental frequency in order to obtain stepped waveforms in the line-to-line output voltages, 18 operational modes are defined within a period in order to achieve 3-phase voltages at the load. Table 1 presents the description of the 18 modes and the status of their corresponding switches.

From Table 1 it can be detected that if the output voltages operate at fundamental frequency  $f$ , then QA1, QA2, QB1, QB2, QC1, and QC2 also operate at the same frequency  $f$ ; QA3, QB3, and QC3 operate at frequency  $2f$ , and QX and QY operate at frequency  $3f$ . It can




Fig: 1 The proposed multilevel inverter circuit topology

also be seen that QA1, QA2, and QA3 are exclusively used for phase A; QB1, QB2, and QB3 are utilized for phase B; and QC1, QC2, and QC3 are utilized for phase C. However, in the case of QX and QY, both are shared among the three phases. This unique feature offered by the proposed topology further helps in reducing the number of switches used, thus greatly simplifying the circuit complexity. In fact, the proposed topology offers the minimum number of switches, namely 11 switches, as compared with the 3 well-known topologies that generate the same number of output voltage levels with 18 switches a record of 38.89% less in terms of the total number of switches employed. The figure 1 shows the proposed multilevel inverter circuit topology of the project

**3. CIRCUIT DIAGRAM EXPLANATION**

The proposed circuit topology consisting of an auxiliary circuit constructed from 5 bidirectional switches and a 6-switch full-bridge configuration. The line-to-line output voltage waveform is formed from 7 levels of the following amplitudes: -3Vdc, -2Vd, -Vdc, Vdc, 2Vdc, 3Vdc, and 0. For operation at the fundamental frequency in order to obtain stepped waveforms in the line-to-line output voltages, 18 operational modes are defined within a period in order to achieve 3-phase voltages at the load.

**4. SWITCHING SEQUENCE**

Table 1 presents the description of the 18 modes and the status of their corresponding switches. From Table 1 it can be observed that if the output voltages operate at fundamental frequency  $f$ , then QA1, QA2, QB1, QB2, QC1, and QC2 also operate at the same frequency  $f$ ; QA3, QB3, and QC3 operate at frequency  $2f$  and QX and QY operate at frequency  $3f$

TABLE 1: SWITCHING SEQUENCE OF THE PROPOSED INVERTER

Mode	Active switches											V <sub>u1</sub>	V <sub>u2</sub>	V <sub>u3</sub>
	Q <sub>A1</sub>	Q <sub>A2</sub>	Q <sub>A3</sub>	Q <sub>B1</sub>	Q <sub>B2</sub>	Q <sub>B3</sub>	Q <sub>C1</sub>	Q <sub>C2</sub>	Q <sub>C3</sub>	Q <sub>X</sub>	Q <sub>Y</sub>			
1	✓			✓	✓							0	-3V <sub>dc</sub>	3V <sub>dc</sub>
2				✓	✓		✓			✓		V <sub>dc</sub>	-3V <sub>dc</sub>	3V <sub>dc</sub>
3				✓	✓		✓			✓		2V <sub>dc</sub>	-3V <sub>dc</sub>	V <sub>dc</sub>
4	✓			✓	✓							3V <sub>dc</sub>	-3V <sub>dc</sub>	0
5	✓			✓					✓	✓		3V <sub>dc</sub>	-3V <sub>dc</sub>	-V <sub>dc</sub>
6	✓			✓					✓	✓		3V <sub>dc</sub>	-V <sub>dc</sub>	-3V <sub>dc</sub>
7	✓			✓		✓						3V <sub>dc</sub>	0	-3V <sub>dc</sub>
8	✓			✓		✓		✓		✓		3V <sub>dc</sub>	V <sub>dc</sub>	-3V <sub>dc</sub>
9	✓			✓		✓		✓		✓		V <sub>dc</sub>	3V <sub>dc</sub>	-3V <sub>dc</sub>
10	✓		✓			✓						0	3V <sub>dc</sub>	-3V <sub>dc</sub>
11			✓			✓	✓			✓		-V <sub>dc</sub>	3V <sub>dc</sub>	-3V <sub>dc</sub>
12			✓			✓	✓			✓		-3V <sub>dc</sub>	3V <sub>dc</sub>	-V <sub>dc</sub>
13	✓	✓		✓		✓						-3V <sub>dc</sub>	3V <sub>dc</sub>	0
14	✓	✓		✓		✓			✓	✓		-3V <sub>dc</sub>	3V <sub>dc</sub>	V <sub>dc</sub>
15	✓	✓		✓		✓		✓	✓			-3V <sub>dc</sub>	V <sub>dc</sub>	3V <sub>dc</sub>
16	✓	✓		✓		✓						-3V <sub>dc</sub>	0	3V <sub>dc</sub>
17	✓			✓		✓		✓		✓		-3V <sub>dc</sub>	-V <sub>dc</sub>	3V <sub>dc</sub>
18	✓			✓		✓		✓		✓		-V <sub>dc</sub>	-3V <sub>dc</sub>	3V <sub>dc</sub>

It can also be seen that QA, QA2, and QA3 are exclusively used for phase A; QB1, QB2, and QB3 are utilized for phase B; and QC1, QC2, and QC3 are utilized for phase C.

However, in the case of QX and QY, both are shared among the three phases. This unique feature offered by the proposed topology further helps in reducing the number of switches used, thus greatly simplifying the circuit complexity.

In fact, the proposed topology offers the minimum number of switches, namely 11 switches, as compared with the 3 well-known topologies that generate the same number of output voltage levels with 18 switches-a record of 38.89% less in terms of the total number of switches employed.

Switching states (S <sub>J</sub> )	Status of switch					V <sub>J0</sub>
	Q <sub>J1</sub>	Q <sub>J2</sub>	Q <sub>J3</sub>	Q <sub>X</sub>	Q <sub>Y</sub>	
0	Off	On	Off	Off	Off	0
1	Off	Off	On	Off	On	V <sub>dc</sub>
2	Off	Off	On	On	Off	2V <sub>dc</sub>
3	On	Off	Off	Off	Off	3V <sub>dc</sub>

J - A, B, C. Table 2 describes the definition of switching states. State 0 results in V<sub>J0</sub> = 0 and State 1 leads to V<sub>J0</sub> = V<sub>dc</sub>, while State 2 and State 3 refer to V<sub>J0</sub> = 2V<sub>dc</sub> and V<sub>J0</sub> = 3V<sub>dc</sub>, respectively, where J is the phase identity. Considering only one phase, say phase A, State 0 is achieved when only QA2 is turned on, State 1 appears when QA3 and QY are active, and State 2 is obtained when QX replaces QY as the active switch together with QA3.

**5. RESULTS AND DISCUSSION**

**THREE PHASE 11 SWITCH MULTILEVEL INVERTER**




Fig: 2 11 Switch Three Phase Multilevel Inverter. Thus the Fig 2 shows the Matlab/Simulink circuit of 11 Switch Three Phase Multilevel Inverter. The activation of QA1 alone results in State 3. The same goes for phases B and C, too. With respect to the three arms, 46 possible switching state combinations can be created in the form of SA SB SC in which SA denotes the switching state of phase A, SB for phase B, and SC for phase C.

A. OUTPUT FOR THREE PHASES 11 SWITCH MULTILEVEL INVERTER:




Fig: 3 Phase voltage of 11 Switch Three Phase Multilevel Inverter

Fig: 4 Line voltage of 11 Switch Three Phase Multilevel Inverter. Thus the Fig 3 and 4 shows the Phase and Line voltages of 11 Switch Three Phase Multilevel Inverter.

B. THREE PHASE 11 SWITCH MULTILEVEL INVERTER USING PWM




Fig: 5 11 Switch Three Phase Multilevel Inverter using PWM

Thus the Fig 5 shows the Matlab/Simulink circuit of 11 Switch Three Phase Multilevel Inverter using PWM.

6. MATLAB/SIMULINK OUTPUT FOR THREE PHASE 11 SWITCH MULTILEVEL INVERTER




Fig: 6 Phase voltage of 11 Switch Three Phase Multilevel Inverter using PWM




Fig: 7 Line voltage of 11 Switch Three Phase Multilevel Inverter using PWM

Thus the Fig 6 and 7 shows the Phase and Line voltages of 11 Switch Three Phase Multilevel Inverter using PWM.

7. CONCLUSION

In this paper, a new multilevel inverter generating 7-level line-to-line output voltages that uses the minimum number of power switches (only 11 switches as opposed to other equivalent topologies) has been presented. The significant reduction in the number of switches is achieved by sharing two bidirectional switches (QX and QY) among the three phases, thus greatly reducing complexity. Although the number of diodes employed increases through the use of bidirectional switches, the fact that diodes are much cheaper than power switches such as IGBTs contributes to a reduction in the overall cost. Thus the MATLAB/SIMULINK model for the circuit is simulated and the results were verified.

REFERENCES

- [1] Ozdemir E, Ozdemir S, Tolbert LM. Fundamental-frequency-modulated six level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system. IEEE Trans Ind Electron 2009; 56: 4407-4415.
- [2] Jing H, Corzine KA. Extended operation of flying capacitor multilevel inverters. IEEE Trans Power Electron 2006; 21: 140-147.
- [3] Villanueva E, Correa P, Rodriguez J, Pacas M. Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems. IEEE Trans Ind Electron 2009; 56: 4399-4406.
- [4] Mariethoz S, Rufer A. New configurations for the three-phase asymmetrical multilevel inverter. In: IEEE 2004 Industry Applications Conference; 3-7 October 2004; Seattle, WA, USA. New York, NY, USA: IEEE. pp. 828-835.
- [5] Dixon J, Pereda J, Castillo C, Bosch S. Asymmetrical multilevel inverter for traction drives using only one DC supply. IEEE Trans Veh Tech 2010; 59: 3736-3743.
- [6] Lezana P, Rodriguez J. Mixed multicell cascaded multilevel inverter. In: IEEE 2007 International Symposium on Industrial Electronics; 4-7 June 2007; Vigo, Spain. New York, NY, USA: IEEE. pp. 509-514.
- [7] Ajami A, and Armaghan M. A new concept of multilevel DVR based on mixed multi-cell cascaded topology. In: 2nd International Conference on Mechanical and Electrical Technology; 10-12 September 2010; Singapore.
- [8] Yun X, Yunping Z, Xiong L, Yingjie H. A novel composite cascade multilevel converter. In: 33rd Annual Conference of the IEEE Industrial Electronics Society; 5-8 November 2007; Taipei, Taiwan. New York, NY, USA: IEEE. Pp.1799-1804.
- [9] Mariethoz S, Rufer A. Multisource DC-DC converter for the supply of hybrid multilevel inverter. In: IEEE 2006 Industry Applications Conference; 8-12 October 2006; Tampa, FL, USA. New York, NY, USA: IEEE. pp. 982-987.
- [10] Kouro S, Lezana P, Angulo M, Rodriguez J. Multicarrier PWM with DC-link ripple feedforward compensation for multilevel inverters. IEEE Trans Power Electron 2008; 23: 52-59.
- [11] Wei S, Wu B, Li F, Liu C. A general space vector PWM control algorithm for multilevel inverters. In: 2003 Applied Power Electronics Conference and Exposition; 9-13 February 2003;

- Miami Beach, FL, USA. New York, NY, USA: IEEE. pp. 562-568.
- [12] Kang DW, Lee YH, Suh BS, Choi CH, Hyun DS. An improved carrier-based SVPWM method using leg voltage redundancies in generalized cascaded multilevel inverter topology. *IEEE Trans Power Electron* 2003; 18: 180-187.
- [13] Liu Y, Luo FL. Trinary hybrid 81-level multilevel inverter for motor drive with zero-common-mode voltage. *IEEE Trans Ind Electron* 2008; 55: 1014-1021.
- [14] Dahidah MSA, Agelidis VG. Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: a generalized formula. *IEEE Trans Power Electron* 2008; 23: 1620-1630. [15] Park SJ, Kang FS, Lee MH, Kim CU. A new single-phase five-level
- [15] Rahim NA, Chaniago K, Selvaraj J. Single-phase seven-level grid-connected inverter for photovoltaic system. *IEEE Trans Ind Electron* 2011; 58: 2435-2443.
- [16] Elias MFM, Rahim NA, Hew WP, Uddin MN. Asymmetrical transistor clamped H-bridge cascaded multilevel inverter. In: *IEEE 2012 Industry Applications Society Annual Meeting*; 7-11 October 2012; Las Vegas, NV, USA. New York, NY, USA: IEEE. pp. 1-8.
- [17] Mahrous EA, Rahim NA, Hew WP. Three-phase three-level voltage source inverter with low switching frequency based on the two-level inverter topology. *IET Electric Power Appliances* 2007; 1: 637-641.
- [18] Massoud AM, Finney SJ, Williams BW. Systematic analytical-based generalized algorithm for multilevel space vector modulation with a fixed execution time. *IET Power Electron* 2008; 1: 175-193.